Hyderabad, Telangana, India
Last Updated: 29 Jul, 2014

IEEE 2014 Papers On VLSI

IEEE 2014 Papers On VLSI
Offer Active Since: 20 Nov, 2012 


1.Design of 64-Bit Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits

2.Design of low power high speed VLSI adder subsystem

3.HICPA: A Hybrid Low Power Adder for High-Performance Processors

4.Low-Power and Area-Efficient Carry Select Adder

5.Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics

6.Design and Implementation of a High Performance Multiplier using HDL

7.Implementation of Hybrid Wave-pipelined 2D DWT Using ASIC


9.Design of Plural-Multiplier Based on CORDIC Algorithm for FFT Application

10.FPGA implementation of Binary Coded Decimal Digit Adders and Multipliers

11.High Speed and Area Efficient Vedic Multiplier

12.High speed Modified Booth Encoder multiplier for signed and unsigned numbers

13.High Speed Signed Multiplier for Digital Signal Processing Applications

14.Accumulator Based 3-Weight Pattern Generation

15.Design of Low Power TPG Using LP-LFSR

16.Viterbi-Based Efficient Test Data Compression

17.A Feature-Based Robust Digital Image Watermarking Scheme

18.Digital Image Watermarking Based on Super Resolution Image Reconstruction

19.Hardware Implementation of a Digital Watermarking System for Video Authentication

20.Watermarking Mobile Phone Colour Images with Reed Solomon Error Correction Code

21.Watermarking Scheme for Copyright Protection of 3d Animated Model

22.A Real-time Face Detection And Recognition System

23.VHDL Implementation of UART with Status Register

24.FPGA Based Real Time Face Detection using Adaboost and Histogram Equalization

25.An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

26.VHDL Design for Image Segmentation using Gabor filter for Disease Detection.


1. An Efficient Implementation of Floating Point Multiplier

2. High Speed and Low Space Complexity FPGA Based ECC Processor

3. A blind digital watermarking algorithm based on wavelet transform

4. A Distributed Canny Edge Detector And Its Implementation on FPGA

5. Design and Simulation of UART Serial Communication Module Based on VHDL

6. Design and VLSI implementation of high-performance face-detection engine for mobile applications

7. Design and Implementation of Area-optimized AES based on FPGA

8.Design of Low Power And High Speed Configurable Booth Multiplier

9.Face detection and recognition method based on skin color and depth information

10. High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics

11.A New Reversible Design of BCD Adder

12. Digital Image Authentication from JPEG Headers

13. Design and Implementation of Low Power Digital FIR Filter based on low power multipliers and adders on xilinx FPGA

14. Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA

15. A Very Fast and Low Power Carry Select Adder Circuit

Yes! I am interested Ask Price

Nano Scientific Research Centre Pvt Ltd (Estd.2007)


(Rate Me)

K. Aravind Reddy


More Recommended Offers for You!

Land Survey Basic T...
Land Survey Basic T...
Indo-British Academ...
Hyderabad (India)
Send Enquiry
250 Watt Solar Pane...
250 Watt Solar Pane...
Junna Solar Systems...
Hyderabad (India)
Send Enquiry
Training Institutes
Training Institutes
Nano Scientific Res...
Hyderabad (India)
Send Enquiry
Training Methodolog...
Training Methodolog...
Interface HR Soluti...
Hyderabad (India)
Send Enquiry